DDR Memory RAM DDR DIMM and DDR SODIMM Memory RAM


Scan your system to find exact RAM

Live Support


    Fully Buffered DDR2 Memory RAM

    Fully Buffered DIMM (or FB-DIMM) is a memory technology which can be used to increase reliability, speed and density of memory systems. Conventionally, data lines from the memory controller have to be connected to data lines in every DRAM module.

    As memory width, as well as access speed, increases, the signal degrades at the interface of the bus and the device. This limits the speed and/or the memory density. FB-DIMMs take a different approach to solve this problem. As with nearly all RAM specifications, the FB-DIMM specification was published by JEDEC.

Not sure which DDR memory your system takes? Here are some tools to help you find compatible DDR Memory.

DDR Memory Selector

Scan your system to find exact RAM

Have a question on DDR Memory ?
Contact Live Help

Select System            

Live Support

Recommended Fully buffered DDR2 Memory RAM Upgrades.

DDR2 PC2-4200 ECC Fully Buffered 533Mhz 512M DIMM 1GB DIMM 2GB Kit 4GB Kit 8GB Kit
PC2 5300 667Mhz 240 Pin DDR2 Memory DIMM
DDR2 PC2-5300 ECC Fully Buffered 667Mhz 512MB DIMM 1GB DIMM 2GB Kit 4GB Kit 8GB Kit

Fully Buffered DIMM architecture introduces an Advanced Memory Buffer (AMB) between the memory controller and the memory module. Unlike the parallel bus architecture of traditional DRAMs, an FB-DIMM has a serial interface between the memory controller and the AMB. This enables an increase to the width of the memory without increasing the pin count of the memory controller beyond a feasible level.

With this architecture, the memory controller does not write to the memory module directly, rather it is done via the AMB. The AMB can thus compensate for signal deterioration by buffering and resending the signal. In addition, the AMB can also offer error correction, without posing any overhead on the processor or the memory controller. It can also use the Bit Lane Failover Correction feature to identify bad data paths and remove them from operation, which dramatically reduces command/address errors.

Copyright 2009

DDR Memory RAM
www.ddrmemoryram.com